Writing design constraints is becoming more difficult as chips become more heterogeneous, and as they are expected to function longer in the field. Timing and power can change over time, and constraints need to be adjusted to that changing context. Synopsys’ Ajay Daga talks with Semiconductor engineering about the challenges in pushing constraints down to different hierarchical portions of a design and how to minimize the size of those constraints and to reduce noise in the results.

[embedded content]