Zephyrnet Logo

Tag: UCIe

Is UCIe Really Universal?

Chiplets are rapidly becoming the means to overcome the slowing of Moore’s Law, but whether one interface is capable of joining them all together...

HBM3 In The Data Center

Frank Ferro, senior director of product management at Rambus, talks about the forthcoming HBM3 standard, why this is so essential for AI chips and...

UCIe Specification Streamlines Multi-Die System Design with Chiplets

Over the last few years, the design of application-specific ICs as well as high-performance CPUs and other complex ICs has hit a proverbial wall....

How Memory Design Optimizes System Performance

Exponential increases in data and demand for improved performance to process that data has spawned a variety of new approaches to processor design and...

What Is UCIe?

The semiconductor industry is undertaking a major strategy shift towards multi-die systems. The shift is fueled by several converging trends: Size of monolithic SoCs is...

Enabling Test Strategies For 2.5D, 3D Stacked ICs

Improved testability, coupled with more tests at more insertion points, are emerging as key strategies for creating reliable, heterogeneous 2.5D and 3D designs with...

OpenFive Joins Universal Chiplet Interconnect Express (UCIe) Consortium

Universal Chiplet Interconnect Express (UCIe) is an open specification that defines the interconnect between chiplets within a package. The objective is to enable an...

Alchip Technologies Offers 3nm ASIC Design Services

Throughout its history, the ASIC industry has had its ups and downs. With feast and famine cycles, the ASIC business model is not for...

Verifying Inter-Chiplet Communication

Chiplets are hot now as a way to extend Moore’s Law, dividing functionality across multiple die within a single package. It’s no longer practical...

Die-to-Die IP enabling the path to the future of Chiplets Ecosystem

The topic of chiplets is getting a lot of attention these days. The chiplet movement has picked up more momentum since Moore’s law started...

Standardizing Chiplet Interconnects

The chip industry is making progress on standardizing the infrastructure for chiplets, setting the stage for faster and more predictable integration of different functions...

Chiplets: Current Status

Low Power-High Performance ...

Latest Intelligence

spot_img
spot_img