Zephyrnet Logo

Tag: Semi Engineering

Multi-Bit In-Memory Computing System for HDC using FeFETs, Achieving SW-Equivalent-Accuracies

A new technical paper titled “Achieving software-equivalent accuracy for hyperdimensional computing with ferroelectric-based in-memory computing” by researchers at University of Notre Dame, Fraunhofer Institute...

Top News

Automated Optical Inspection

Building good automated models for inspection require more data to be collected, both good and bad. Vijay Thangamariappan, R&D engineer at Advantest, explains how...

Memory-Based Cyberattacks Become More Complex, Difficult To Detect

Memories are becoming entry points for cyber attacks, raising concerns about system-level security because memories are nearly ubiquitous in electronics and breaches are difficult...

Security Solutions In A World Of IoT Devices

Internet of Things (IoT) devices are everywhere these days adding tremendous value, but unfortunately also representing unprecedented levels of risk for exploitation. Anything that...

How Do You Qualify Tools For DO-254 Programs?

This paper describes the terminology and requirements related to tool qualification specific to the safety-critical programs governed by DO-254 compliance. It also provides some...

Can Matter Finally Crack The Smart Home?

This website uses cookies to improve your experience while you navigate through the website. The cookies that are categorized as necessary are stored on...

Startup Funding: October 2022

Investors poured $3.5 billion into 113 startup companies in October 2022, especially new battery technology, AI hardware, and faster memory access. Battery technology dominated the...

Blog Review: Nov. 2

Systems & Design ...

Expansion Of The IoT Brings New Security Challenges

Auto, Security & Pervasive Computing ...

L-FinFET Neuron For A Highly Scalable Capacitive Neural Network (KAIST)

A new technical paper titled “An Artificial Neuron with a Leaky Fin-Shaped Field-Effect Transistor for a Highly Scalable Capacitive Neural Network” was published by...

Full Wafer Integration of Aggressively Scaled 2D-Based Logic Circuits (Imec)

A technical paper titled “Challenges of Wafer-Scale Integration of 2D Semiconductors for High-Performance Transistor Circuits” was published by researchers at Imec. “The introduction of highly...

Site-Specific Compositional Info from Periodic Nanostructures Obtained Using Rutherford Backscattering Spectrometry

A new technical paper titled “Quantification of area-selective deposition on nanometer-scale patterns using Rutherford backscattering spectrometry” was published by researchers at IMEC and KU...

Side-Channel Secure Translation Lookaside Buffer Architecture

A new technical paper titled “Risky Translations: Securing TLBs against Timing Side Channels” was posted by researchers at Ruhr University Bochum (Germany) and Cyber-Physical...

Latest Intelligence

spot_img
spot_img